

In the Claims

Applicants have submitted a new complete claim set showing marked up claims with insertions indicated by underlining and deletions indicated by strikeouts and/or double bracketing.

Please amend pending claims 1, 12, and 23 as noted below.

- DI
1. (Currently Amended) A microcomputer comprising:
 - at least one processor;
 - a debug circuit, wherein the at least one processor and debug circuit are implemented on a same integrated circuit;
 - a system bus coupling the at least one processor and debug circuit;
 - a communication link coupling the at least one processor and debug circuit, wherein the at least one processor is configured to transmit to the debug circuit through the communication link in real time, a program counter value indicating the program counter of the at least one processor;
 - wherein the program counter value has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the at least one processor; and
 - wherein the at least one processor is further configured to transmit to the debug circuit through the communication link a status signal indicating that a computer instruction in the writeback stage is a valid computer instruction, the status signal comprising at least one bit.
 - 2-3. (Canceled).
 4. (Previously Presented) The microcomputer according to claim 1, wherein the at least one processor is further configured to transmit to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.
 5. (Canceled).

DI
6. (Previously Presented) The microcomputer according to claim 1, wherein the at least one processor is further configured to transmit to the debug circuit a process identifier value.

7. (Previously Presented) The microcomputer according to claim 1, wherein the at least one processor is further configured to transmit to the debug circuit a signal indicating that a current process identifier value differs from a process identifier value of a previously-executed instruction.

8. (Previously Presented) The microcomputer according to claim 1, wherein the debug circuit is configured to store the program counter of the at least one processor in a memory-mapped register.

9. (Previously Presented) A microcomputer comprising:
at least one processor;
a debug circuit, wherein the at least one processor and debug circuit are implemented on a same integrated circuit;
a system bus coupling the at least one processor and debug circuit; and
a communication link coupling the at least one processor and debug circuit, wherein the at least one processor is configured to transmit to the debug circuit through the communication link in real time, a program counter value indicating the program counter of the at least one processor;
wherein the debug circuit is adapted to generate trace information including the program counter.

10. (Canceled).

D1 11. (Previously Presented) The microcomputer according to claim [[5]] 1, wherein the at least one processor is further configured to transmit to the debug circuit a value indicating the program counter of the at least one processor has incremented; and

wherein the at least one processor is further configured to transmit to the debug circuit a value indicating an amount by which the program counter is incremented.

12. (Currently Amended) A microcomputer comprising:

at least one processor;

a debug circuit, wherein the at least one processor and debug circuit are implemented on a same integrated circuit;

a system bus coupling the at least one processor and debug circuit;

means for transmitting to the debug circuit in real time, a program counter value indicating the program counter of the at least one processor;

wherein the program ~~value~~ counter value has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the at least one processor; and

wherein the at least one processor includes means for transmitting to the debug circuit a status signal indicating that a computer instruction in the writeback stage is a valid computer instruction, the status signal comprising at least one bit.

13-14. (Canceled).

15. (Previously Presented) The microcomputer according to claim 12, wherein the at least one processor includes means for transmitting to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.

16. (Canceled).

D1 17. (Previously Presented) The microcomputer according to claim 12, wherein the at least one processor includes means for transmitting to the debug circuit a process identifier value.

18. (Previously Presented) The microcomputer according to claim 12, wherein the at least one processor includes means for transmitting to the debug circuit a signal indicating that a current process identifier value differs from a processor identifier value of a previously-executed instruction.

19. (Previously Presented) The microcomputer according to claim 12, wherein the debug circuit includes means for storing the program counter of the at least one processor in a memory-mapped register.

20. (Previously Presented) A microcomputer comprising:
at least one processor;
a debug circuit, wherein the at least one processor and debug circuit are implemented on a same integrated circuit;
a system bus coupling the at least one processor and debug circuit;
means for transmitting to the debug circuit in real time, a program counter value indicating the program counter of the at least one processor;
wherein the debug circuit includes means for generating trace information including the program counter.

21. (Canceled).

22. (Previously Presented) The microcomputer according to claim [[16]] 12, wherein the at least one processor includes means for transmitting to the debug circuit a value indicating the program counter of the at least one processor has incremented; and

D/ wherein the at least one processor includes means for transmitting to the debug circuit a value indicating an amount by which the program counter is incremented.

23. (Currently Amended) A method for transferring information between a processor and a debug circuit of a microcomputer, the processor and debug circuit being implemented on a same integrated circuit, the method comprising steps of:

transmitting, in real time to the debug circuit on a communication link coupling the processor and the debug circuit, a program counter value indicating the program counter of the processor;

wherein the program counter value has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the processor; and

the method further comprising a step of transmitting to the debug circuit on the communication link a status signal indicating that a computer instruction in the writeback stage is a valid computer instruction, the status signal comprising at least one bit.

24-25. (Canceled).

26. (Previously Presented) The method according to claim 23, the method further comprising a step of transmitting to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.

27. (Canceled).

28. (Original) The method according to claim 23, the method further comprising a step of transmitting to the debug circuit a process identifier value.

29. (Previously Presented) The method according to claim 23, the method further comprising a step of transmitting to the debug circuit a signal indicating that a current process identifier value differs from a processor identifier value of a previously-executed instruction.

D1
30. (Original) The method according to claim 23, the method further comprising a step of storing the program counter of the processor in a memory-mapped register of the debug circuit.

31. (Previously Presented) A method for transferring information between a processor and a debug circuit of a microcomputer, the processor and debug circuit being implemented on a same integrated circuit, the method comprising steps of:

transmitting, in real time to the debug circuit on a communication link coupling the processor and the debug circuit, a program counter value indicating the program counter of the processor;

the method further comprising a step whereby the debug circuit generates trace information including the program counter.

32. (Canceled).

33. (Previously Presented) The method according to claim 23, the method further comprising a step of transmitting to the debug circuit a value indicating the program counter of the processor has incremented; and

the method further comprising a step of incrementing the program counter by a value depending upon a mode signal.

34. (Previously Presented) The microcomputer according to claim 8, wherein the debug circuit includes the memory-mapped register.

35. (Previously Presented) The microcomputer according to claim 19, wherein the debug circuit includes the memory-mapped register.

Serial No.: 09/410,606
Conf. No.: 7114

- 8 -

Art Unit: 2184

D/ 36. (Previously Presented) The microcomputer according to claim 30, wherein the debug circuit includes the memory-mapped register.
